


Name : Rahul Bhadane

Roll No : 23104B0003

LAB EXPERIMENT 5

Aim : Design and Analysis of CS Amplifier

Schematic:




Results:


DC Operating Point

Results Display Window	
Window	Expressions
Info	Help
cadence	
qdi	-425.782z
qg	2.95042i
qpl	2.39564i
qnv	1.09695m
qsi	-324.3a
qsro	-859.6a
region	2
reversed	0
ron	7.50749K
rout	41.3507K
self_gain	29.856
type	0
ueff	47.9026m
vbs	0
vdb	730.753m
vds	730.753m
vdsat	46.231m
vds	146.231m
vdsrly	4.1351
vdsrly	-1.11586
vgs	730.753m
vgs	0
vgs	730.753m
vgsrly	186.29m
vgt	184.773m
vgt	594.522m
vth	-0
vth	545.98m


Region of Operation:



DC Analysis:



AC Analysis:



Conclusion: The CS amplifier was designed and simulated using DC, AC, and transient analysis in Cadence. The DC analysis verified proper biasing, AC analysis confirmed the required gain and bandwidth